

IBCM

C++ to assembly to machine code

hello.cpp

```
#include <iostream>
int main() {
    std::cout << "Hello!\n";
    return 0;
}
```

hello.o (not shown)

C++ to assembly to machine code

hello.cpp

```
#include <iostream>
int main() {
    std::cout << "Hello!\n";
    return 0;
}
```

hello.o (not shown)

hello.s

```
.LC0:
    .string "Hello!\n"
main:
    sub rsp, 8
    mov esi, .LC0      # arg1 ← "Hello!\n"
    mov edi, _ZSt4cout # arg2 ← cout
    call _ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_P
                        # call operator<<
    xor eax, eax       # return value ← 0
    pop rdx
    ret                # return
```

C++ to assembly to machine code

hello.cpp


```
#include <iostream>
int main() {
    std::cout << "Hello!\n";
    return 0;
}
```

hello.s

```
.LC0:
    .string "Hello!\n"
main:
    sub  rsp, 8
    mov   esi, .LC0      # arg1 ← "Hello!\n"
    mov   edi, _ZSt4cout # arg2 ← cout
    call  _ZStlsISt11char_traitsIcEERSt13basic_ostreamIcT_ES5_P
                           # call operator<<
    xor   eax, eax       # return value ← 0
    pop   rdx
    ret
```

hello.o (not shown)

C++ to assembly to machine code



assembly language and machine language

machine language — what the physical hardware expects
how it reads bytes of memories when looking for work

assembly language — text representation of that
direct translation to machine code

why learn assembly?

designing hardware


writing compilers

writing operating systems


understanding how compilers work

understanding how computers work


our machine model



our machine model




our machine model




memory (slower storage)

address	value
000000000	F2
000000001	00
000000002	35
000000003	A3
000000004	40
000000005	37
...	...
00FFFFFF3	
00FFFFFF4	
00FFFFFF5	
00FFFFFF6	
00FFFFFF7	
00FFFFFF8	
...	...


our machine model



our machine model



our machine model



fetch execute cycle

```
while (true) {  
    IR <- memory[PC]  
    execute instruction IR  
    if (instruction didn't change PC)  
        PC <- PC + length of instruction in IR  
}
```

PC = program counter

IR = instruction register

instructions — one operation

in machine code: represented by bits

in assembly language: represented by text

example instructions

(in assembly language)

x86 example:

```
add ecx, ebx  
add ecx, 1
```

(ecx and ebx are registers)

IBCM example:

```
load 100  
add 200  
store 300
```

(implicitly uses special “accumulator” register)

IBCM simulators

toy assembly language **IBCM**

no physical implementation, so...


simulators (all point to same implementation):

<https://www.cs.virginia.edu/~cs216/ibcm/>
<https://people.virginia.edu/~asb2t/ibcm/>

works in browser


will do bad things if your program doesn't terminate
(turn off the simulated machine)

IBCM machine state



3 registers (16 bits each)

IBCM machine state



3 registers (16 bits each)

address	value (16 bits)
0x000	<input type="text"/>
0x001	<input type="text"/>
0x002	<input type="text"/>
0x003	<input type="text"/>
...	...
0xFFD	<input type="text"/>
0xFFE	<input type="text"/>
0xFFFF	<input type="text"/>

memory
4096 (2^{12}) 16-bit words

on words

we deal with a lot of 16-bit values

“natural” size of this machine

- size of registers

- size of memory accesses

- ...

convention: natural size called **word**

IBCM: *only* size for registers

IBCM: size of instructions in machine code

IBCM instruction format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	(unused)
0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	I/O op
0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	shift op
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	(unused)
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	count
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	opcode
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	address

halt

I/O

shifts

others

IBCM instruction format

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																			
0 0 0 0	(unused)										halt								
0 0 0 1	I/O op	(unused)										I/O							
0 0 1 0	shift op	(unused)				count					shifts								
opcode	address																		

opcode

which instruction?

IBCM instruction format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
0	0	0	0													(unused)	halt
0	0	0	1		I/O op											(unused)	I/O
0	0	1	0		shift op			(unused)								count	shifts
				opcode				address									others

halt — opcode 0
stops the machine

IBCM instruction format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
0	0	0	0												(unused)	halt
0	0	0	1	I/O op											(unused)	I/O
0	0	1	0	shift op				(unused)				count				shifts
	opcode						address									others

IBCM instruction format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	(unused)
0	0	0	1	0	0	0	I/O op	0	0	0	0	0	0	0	0	(unused)
0	0	1	0	0	0	0	shift op	0	0	0	0	0	0	0	0	(unused)
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	count
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	address
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	opcode

I/O operation – opcode 1

4 types (“I/O op” bits)

into or out of *accumulator*

halt

I/O

shifts

others

IBCM instruction format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0				I/O op	name	effect						
0	0	0	1				00	readH	read hex word						
0	0	0	1	I/O op			01	readC	read ASCII character (into accumulator bits 0-7)						
0	0	1	0	shift op			10	printH	write hex word						
opcode		address										others			

IBCM instruction format

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
0	0	0	0												(unused)	halt
0	0	0	1	I/O op											(unused)	I/O
0	0	1	0	shift op				(unused)				count			shifts	
	opcode						address								others	

shift — opcode 2

4 types ("shift op") move bits of accumulator around
count is number of places to move

shifts

has *shift op* (2 bits) and *count* (3 bits)

example: accumulator=0000 1111 0000 1111; *count*=3

shift op	desc.	name	example result
00	shift left	shiftL	0111 1000 0111 1000
01	shift right	shiftR	0000 0001 1110 0001
10	rotate left	rotL	0111 1000 0111 1000
11	rotate right	rotR	1110 0001 1110 0001

shift: move bits, fill with 0s

rotate: move bits, wrap around

other instructions

use accumulator (a or “acc”) and/or address *in instruction*

op	name	pseudocode	description
3	load	$a \leftarrow \text{mem}[\text{addr}]$	load acc from memory
4	store	$\text{mem}[\text{addr}] \leftarrow a$	store acc to memory
5	add	$a \leftarrow a + \text{mem}[\text{addr}]$	add memory to acc
6	sub	$a \leftarrow a - \text{mem}[\text{addr}]$	subtract memory from acc
7	and	$a \leftarrow a \wedge \text{mem}[\text{addr}]$	logical ‘and’ memory into acc
8	or	$a \leftarrow a \vee \text{mem}[\text{addr}]$	logical ‘or’ memory into acc
9	xor	$a \leftarrow a \oplus \text{mem}[\text{addr}]$	logical ‘xor’ memory into acc
A	not	$a \leftarrow \sim a$	logical complement acc
B	nop	—	do nothing (‘no operation’)
C	jmp	$\text{PC} \leftarrow \text{addr}$	jump to addr
D	jmpe	$\text{if } a == 0: \text{PC} \leftarrow \text{addr}$	jump to addr if acc is 0
E	jmpl	$\text{if } a < 0: \text{PC} \leftarrow \text{addr}$	jump to addr if acc is negative
F	brl	$a \leftarrow \text{PC} + 1; \text{PC} \leftarrow \text{addr}$	jump to addr and set acc to the address following the brl

brl

“branch and link”

$a \leftarrow PC + 1; PC \leftarrow \text{addr}$

used to implement method calls:

example: addr is the address of a method

a becomes the return address

instruction to execute *after the method returns*
issue in IBCM: jumping to $a???$

ICBM assembly language

don't have an assembler implemented

...but let's see what an assembly language would look like

ICBM assembler

assembly: load 0x100

→ opcode=3, addr=0x100

machine code: 0011 000100000000

assembly: add 0x200

→ opcode=5, addr=200

machine code: 0101 001000000000

assembly: jmp 0x442

→ opcode=D, addr=442

machine code: 1101 010001000010

ICBM assembler

assembly: load **0x100**

→ opcode=3, addr=0x100

machine code: 0011 000100000000

assembly: add **0x200**

→ opcode=5, addr=200

machine code: 0101 001000000000

assembly: j mpe **0x442**

→ opcode=D, addr=442

machine code: 1101 010001000010

work with hard-coded addresses?
how to set initial values?

labels: addresses as names

add	100	// <i>addr 0: a += mem[100]</i>
jmpl	3	// <i>addr 1: if a < 0: goto 3</i>
jmp	0	// <i>addr 2: [otherwise] goto 0</i>
nop		// <i>addr 3: do nothing</i>

labels: addresses as names

add	100	// addr 0: $a += \text{mem}[100]$
jmpl	3	// addr 1: if $a < 0$: goto 3
jmp	0	// addr 2: [otherwise] goto 0
nop		// addr 3: do nothing

start	add	100	// addr 0: $a += \text{mem}[100]$
	jmpl	end	// addr 1: if $a < 0$: goto 3
	jmp	start	// addr 2: [otherwise] goto 0
end	nop		// addr 3: do nothing

labels: addresses as name

```
start    add      100      // addr 0: a += mem[100]
          jmpl     end      // addr 1: if a < 0: goto 3
          jmp      start    // addr 2: [otherwise] goto 0
end      nop      // addr 3: do nothing
```

name for a **memory address**

address of instruction or of data

replaced by address when executable is produced

ICBM assembler

assembly: load **0x100**

→ opcode=3, addr=0x100

machine code: 0011 000100000000

assembly: add **0x200**

→ opcode=5, addr=200

machine code: 0101 001000000000

assembly: j mpe **0x442**

→ opcode=D, addr=442

machine code: 1101 010001000010

work with hard-coded addresses?
how to set initial values?

assembly directives

not everything in assembly is instructions

program data, strings, etc.

assemblers have **directives**

processed by assembler to produce special output

assembly directives

not everything in assembly is instructions

program data, strings, etc.

assemblers have **directives**

processed by assembler to produce special output

dw directive (“define word”)

assembly directives

not everything in assembly is instructions

program data, strings, etc.

assemblers have **directives**

processed by assembler to produce special output

dw directive (“define word”)

i dw 75

place the value 75 in memory

name the address where it is placed i

example with dw

```
load hundred    // a ← 100
loop    jmpl end      // if a < 0: goto end
        printH      // print a
        sub one       // a ← a - 1
        jmp loop
end      halt
```

```
hundred dw 100
one      dw 1
```

```
int a = 100;
while (a >= 0) {
    print a;
    a -= 1;
}
```

variables with dw

```
load i  
add j  
store i
```

```
load j  
sub i  
sub i  
store j
```

i	dw 10
j	dw 20

```
int i = 10, j = 20;  
i += j;  
j -= i;  
j -= i;
```

IBCM decoding

value
0000
000f
0005
3041
5002
1800
2403
0000

IBCM decoding

value

0000
000f
0005
3041
5002
1800
2403
0000

most significant 4 bits = opcode

0 — halt

1 — some kind of I/O

3 — load

5 — add

IBCM decoding

value	as instruction
0000	halt
000f	halt
0005	halt
3041	load ?
5002	add ?
1800	? ? I/O
2403	? ? shift
0000	halt

most significant 4 bits = opcode

0 — halt

1 — some kind of I/O

3 — load

5 — add

IBCM decoding

value	as instruction
0000	halt
000f	halt
0005	halt
3041	load ?
5002	add ?
1800	?? I/O
2403	?? shift
0000	halt

halt — rest of instruction ignored

IBCM decoding

value	as instruction
0000	halt
000f	halt
0005	halt
3041	load 0x41
5002	add 0x2
1800	?? I/O
2403	?? shift
0000	halt

load/add — rest is address

IBCM decoding

value	as instruction
0000	halt
000f	halt
0005	halt
3041	load 0x41
5002	add 0x2
1800	printH
2403	shiftR ?
0000	halt

I/O: bits 10–11 = 10 → printH
shift: bits 10–11 = 01 → shiftR

IBCM decoding

value	as instruction
0000	halt
000f	halt
0005	halt
3041	load 0x41
5002	add 0x2
1800	printH
2403	shiftR 3
0000	halt

shift amount in bottom 4 bits

IBCM format

our simulators: first four characters of each line only

example of suggested format:

mem	locn	label	op	addr	comments
C00A	000		jmp	start	skip around the vars
0000	001	i	dw	0	int i
0000	002	s	dw	0	int s
0000	003	a	dw	0	int a[]
0000	004	n	dw	0	
0000	005	zero	dw	0	
0001	006	one	dw	1	
5000	007	adit	dw	5000	
...					leave space for changes
1000	00A	start	readH		read array addres

leaving room for changes

insert blank space for:

extra variable/constant declarations
maybe extra instructions in loops?

to make changes easier

IBCM sample program

addr.	value
000	3000
001	5000
002	6001
003	8003
004	a000
005	4000
006	f000

PC 000

IR ????

accumulator 3000

IBCM sample program

addr.	value	as instruction
000	3000	load 0
001	5000	add 0
002	6001	sub 1
003	8003	or 3
004	a000	not
005	4000	store 0
006	f000	brl 0

PC 000

IR 3000

accumulator 3000

accumulator $\leftarrow 0x3000 = \text{memory}[0]$

IBCM sample program

addr.	value	as instruction
000	3000	load 0
001	5000	add 0
002	6001	sub 1
003	8003	or 3
004	a000	not
005	4000	store 0
006	f000	brl 0

PC 001

IR 3000

accumulator 3000

IBCM sample program

addr.	value	as instruction
000	3000	load 0
001	5000	add 0
002	6001	sub 1
003	8003	or 3
004	a000	not
005	4000	store 0
006	f000	brl 0

PC 001
IR 5000
accumulator 6000

$$\text{accumulator} \leftarrow 0x6000 = 0x3000 + \text{memory}[0]$$

IBCM sample program

addr.	value	as instruction
000	3000	load 0
001	5000	add 0
002	6001	sub 1
003	8003	or 3
004	a000	not
005	4000	store 0
006	f000	brl 0

PC 002
IR 6001
accumulator 5000

$$\text{accumulator} \leftarrow 0x1000 = 0x6000 - \text{memory}[1]$$

IBCM sample program

addr.	value	as instruction
000	3000	load 0
001	5000	add 0
002	6001	sub 1
003	8003	or 3
004	a000	not
005	4000	store 0
006	f000	brl 0

PC 003
IR 8003
accumulator 9003

accumulator $\leftarrow 0x9003 = 0x1000 \text{ OR } \text{memory}[3]$

“or” — bitwise or:

bit x set in result if set in either operand

IBCM sample program

addr.	value	as instruction
000	3000	load 0
001	5000	add 0
002	6001	sub 1
003	8003	or 3
004	a000	not
005	4000	store 0
006	f000	brl 0

PC 004
IR a000
accumulator 6ffc

$$\text{accumulator} \leftarrow 0x6ffc = \text{NOT } 0x9003$$

“not” — flip every bit

IBCM sample program

addr.	value	as instruction
000	6ffc	load 0sub FFC
001	5000	add 0
002	6001	sub 1
003	8003	or 3
004	a000	not
005	4000	store 0
006	f000	brl 0

PC 005

IR 4000

accumulator 6ffc

memory[0] \leftarrow accumulator

IBCM sample program

addr.	value	as instruction
000	6ffc	load 0sub FFC
001	5000	add 0
002	6001	sub 1
003	8003	or 3
004	a000	not
005	4000	store 0
006	f000	brl 0

PC 006
IR f000
accumulator 0007

$$\text{accumulator} \leftarrow \text{PC} + 1 \quad \text{PC} \leftarrow 0$$

IBCM sample program

addr.	value	as instruction
000	6ffc	load 0sub FFC
001	5000	add 0
002	6001	sub 1
003	8003	or 3
004	a000	not
005	4000	store 0
006	f000	brl 0

PC 001
IR 6ffc
accumulator ????

$$\text{accumulator} \leftarrow ??? = 0x0007 - \text{memory}[0xFFC]$$

example: if/else

```
if (B == 0)
    S1;
else
    S2;
S3;
```


example: if/else

```
if (B == 0)
    S1;
else
    S2;
S3;
```

```
load B
jmpe S1
jmp S2
```


jmpe — jump if acc. zero

example: if/else



example: if/else

```
if (B == 0)
    S1;
else
    S2;
S3;
```



jmpe — jump if acc. zero

skip over S2 after S1

can omit jump to S3,
since it's right after

example: while

```
while (B >= 5)
    S1;
S2;
```

example: while

```
while (B >= 5)
    S1;
    S2;
```

```
five      jmp  loop
loop      dw   5
          load B
          sub   five
          jmpl S2
```

need constant '5'
 $B - 5 < 0 \rightarrow$
done with loop

example: while


```
while (B >= 5)
    S1;
S2;
```

five loop jmp loop
 dw 5
 load B
 sub five
 jmpl S2

S1 (S1's code)
 jmp loop

need constant '5'
 $B - 5 < 0 \rightarrow$
done with loop

example: while



example: sum

the task:

read in integer n from keyboard

compute sum of integers 1 to n (inclusive)

print sum

halt

sum psuedocode

```
read n;  
i = 1;          // index in the array  
s = 0;          // ongoing sum  
while (i <= n) {  
    s += i;  
    i += 1;  
}  
print s;
```

translating sum (1)

```
read n;
i = 1;
s = 0;
while (i <= n) {
    s += i;
    i += 1;
}
print s;
```

translating sum (1)

```
read n;  
i = 1;  
s = 0;  
while (i <= n) {  
    s += i;  
    i += 1;  
}  
print s;
```

	label	instr
i		dw 0
s		dw 0
n		dw 0
one		dw 1
zero		dw 0

allocate variables
and needed constants

translating sum (1)

```
read n;  
i = 1;  
s = 0;  
while (i <= n) {  
    s += i;  
    i += 1;  
}  
print s;
```

label	instr	
	jmp start	don't execute vars, etc.
i	dw 0	
s	dw 0	allocate variables
n	dw 0	and needed constants
one	dw 1	
zero	dw 0	
start	readH store n load one store i load zero store s	load into accum. then store in variable

translating sum (1)

```
read n;  
i = 1;  
s = 0;  
while (i <= n) {  
    s += i;  
    i += 1;  
}  
print s;
```

label	instr	
	jmp start	don't execute vars, etc.
i	dw 0	
s	dw 0	allocate variables
n	dw 0	and needed constants
one	dw 1	
zero	dw 0	
start	readH store n load one store i load zero store s	load into accum. then store in variable


translating sum (2)

```
read n;  
i = 1;  
s = 0;  
while (i <= n) {  
    s += i;  
    i += 1;  
}  
print s;
```

label	instr
	...
	load zero
	store s

allocate vars/constants
initial reads/assignment

translating sum (2)



translating sum (2)

```
read n;  
i = 1;  
s = 0;  
while (i <= n) {  
    s += i;  
    i += 1;  
}  
print s;
```

label	instr
	... load zero store s
loop	load n sub i jmpl done
	load s add i store s load i add one store i
done	jmp loop

allocate vars/constants
initial reads/assignment

'done' = end of loop
if $n - i < 0$: goto done

return to start of loop
label *after* end of loop

translating sum (2)

```
read n;  
i = 1;  
s = 0;  
while (i <= n) {  
    s += i;  
    i += 1;  
}  
print s;
```

label	instr
	... load zero store s
loop	load n sub i jmpl done
	load s add i store s load i add one store i
done	jmp loop load s printH

allocate vars/constants
initial reads/assignment

'done' = end of loop
if $n - i < 0$: goto done

return to start of loop
label *after* end of loop

example: array sum

the task:

read address a from keyboard

read size n from keyboard

compute sum of n -element array at that address

print sum

halt

array sum psuedocode

```
read a;          // array base address
read n;          // array size
i = 0;           // index in the array
s = 0;           // ongoing sum
while (i < n) {
    s += a[i];
    i += 1;
}
print s;
```

accessing array elements?

want to add $a[i]$ to something...

can compute *address of* $a[i]$ in the accumulator:

```
load a  
add i
```

...but no instruction to load address into accumulator

...or add address into accumulator ...

solution: write add $a[i]$ instruction

encoding: opcode=5 rest=address of $a[i]$

the trick: writing instructions

addInst	dw	0x5000	
a	dw	0x100	
i	dw	0x45	
...			
load	addInst	load inst.	template
add	a	address	+= a
add	i	address	+= i
store	doit	plant inst	into the code
load	s	accum	= s
doit dw	0	s	+= a[i]

0x5000 (add 0) → 0x5100 (add 0x100) → 0x5145 (add 0x145)

the trick: writing instructions

```
addInst      dw 0x5000  
a            dw 0x100  
i            dw 0x45  
...  
load        addInst    load inst. template  
add          a          address += a  
add          i          address += i  
store        doit       plant inst into the code  
load          s          accum = s  
doit    dw          0          s += a[i]
```

0x5000 (add 0) → 0x5100 (add 0x100) → 0x5145 (add 0x145)

the trick: writing instructions

```
addInst      dw 0x5000  
a            dw 0x100  
i            dw 0x45  
...  
load        addInst    load inst. template  
add          a           address += a  
add          i           address += i  
store        doit       plant inst into the code  
load          s           accum = s  
doit    dw          0           s += a[i]
```

0x5000 (add 0) → 0x5100 (add 0x100) → 0x5145 (add 0x145)

the trick: writing instructions

addInst	dw	0x5000	
a	dw	0x100	
i	dw	0x45	
...			
load	addInst	load inst.	template
add	a	address	+= a
add	i	address	+= i
store	doit	plant inst	into the code
load	s	accum	= s
doit dw	0	s	+= a[i]

0x5000 (add 0) → 0x5100 (add 0x100) → 0x5145 (add 0x145)

the trick: writing instructions

addInst	dw	0x5000	
a	dw	0x100	
i	dw	0x45	
...			
load	addInst	load inst.	template
add	a	address	+= a
add	i	address	+= i
store	doit	plant inst	into the code
load	s	accum	= s
doit dw	0	s	+= a[i]

0x5000 (add 0) → 0x5100 (add 0x100) → 0x5145 (add 0x145)

translating array sum (1)

```
read a;  
read n;  
i = 0;  
s = 0;  
while (i < n) {  
    s += a[i];  
    i += 1;  
}  
print s;
```

	label	instr	comment
		jmp	start
i		dw	0
s		dw	0
n		dw	0
one		dw	1
zero		dw	0
	addInst	dw	0x5000 add inst to fill in start readH read array address
	store	a	
	readH		read array size
	store	n	
	load	zero	
	store	i	i = 0
	store	s	s = 0
	loop	load	n if (i >= N) goto xit
		...	
xit		load	s
		printH	
		halt	

translating array sum (1)

```
read a;  
read n;  
i = 0;  
s = 0;  
while (i < n) {  
    s += a[i];  
    i += 1;  
}  
print s;
```

label	instr	comment
	jmp start	
i	dw 0	
s	dw 0	
n	dw 0	
one	dw 1	
zero	dw 0	
addInst	dw 0x5000	add inst to fill in
start	readH	read array address
	store a	
	readH	read array size
	store n	
	load zero	
	store i	i = 0
	store s	s = 0
loop	load n	if (i >= N) goto xit
	...	
xit	load s	
	printH	
	halt	

translating array sum (1)

```
read a;
read n;
i = 0;
s = 0;
while (i < n) {
    s += a[i];
    i += 1;
}
print s;
```

label	instr	comment
	jmp start	
i	dw 0	
s	dw 0	
n	dw 0	
one	dw 1	
zero	dw 0	
addInst	dw 0x5000	add inst to fill in
start	readH	read array address
	store a	
	readH	read array size
	store n	
	load zero	
	store i	i = 0
	store s	s = 0
loop	load n	if (i >= N) goto xit
	...	
xit	load s	
	printH	
	halt	

translating array sum (1)

```
read a;
read n;
i = 0;
s = 0;
while (i < n) {
    s += a[i];
    i += 1;
}
print s;
```

label	instr	comment
i	dw 0	
s	dw 0	
n	dw 0	
one	dw 1	
zero	dw 0	
addInst	dw 0x5000	add inst to fill in
start	readH	read array address
	store a	
	readH	read array size
	store n	
	load zero	
	store i	i = 0
	store s	s = 0
loop	load n	if (i >= N) goto xit
	...	
xit	load s	
	printH	
	halt	

translating array sum (2)

```
read a;  
read n;  
i = 0;  
s = 0;  
while (i < n) {  
    s += a[i];  
    i += 1;  
}  
print s;
```

	label	instr	comment
		...	
		addInst dw 5000	add inst to fill in
		...	
	loop	load n sub i jmpl xit jmpe xit	if (i >= N) goto xit
		load addInst add a add i store doit	plant inst into the code
		load s dw 0 <-- replaced with 'add (a+i)' store s	s = s + ...
		load i add one store i jmp loop	

translating array sum (2)

```
read a;  
read n;  
i = 0;  
s = 0;  
while (i < n) {  
    s += a[i];  
    i += 1;  
}  
print s;
```

	label	instr	comment
		...	
		addInst dw 5000	add inst to fill in
		...	
loop	load	n	if (i >= N) goto xit
	sub	i	
	jmpl	xit	
	jmpe	xit	
	load	addInst	
	add	a	
	add	i	
	store	doit	plant inst into the code
	load	s	s = s + ...
doit	dw	0	<-- replaced with 'add (a+i)' store s
	load i		
	add one		
	store i		
	jmp loop		

translating array sum (2)

```
read a;  
read n;  
i = 0;  
s = 0;  
while (i < n) {  
    s += a[i];  
    i += 1;  
}  
print s;
```

	label	instr	comment
		...	
	addInst	dw 5000	add inst to fill in
		...	
loop	load	n	if ($i \geq N$) goto xit
	sub	i	
	jmpl	xit	
	jmpe	xit	
	load	addInst	
	add	a	
	add	i	
	store	doit	plant inst into the code
	load	s	$s = s + ...$
doit	dw	0	<-- replaced with 'add (a+i)' store s
	load i		
	add one		
	store i		
	jmp loop		

translating array sum (2)

```
read a;  
read n;  
i = 0;  
s = 0;  
while (i < n) {  
    s += a[i];  
    i += 1;  
}  
print s;
```

label	instr	comment
...		
addInst	dw 5000	add inst to fill in
...		
loop	load n sub i jmpl xit jmpe xit	if ($i \geq N$) goto xit
doit	load addInst add a add i store doit load s dw 0 store s	plant inst into the code $s = s + \dots$ $\theta \leftarrow$ replaced with 'add (a+i)' load i add one store i jmp loop

translating array sum (2)

```
read a;  
read n;  
i = 0;  
s = 0;  
while (i < n) {  
    s += a[i];  
    i += 1;  
}  
print s;
```

label	instr	comment
...		
addInst	dw 5000	add inst to fill in
...		
loop	load n sub i jmpl xit jmpe xit	if ($i \geq N$) goto xit
	load addInst add a add i store doit load s doit dw 0 store s	plant inst into the code $s = s + ...$ $\theta \leftarrow$ replaced with 'add (a+i)'
	load i add one store i jmp loop	

translating array sum (2)

```
read a;  
read n;  
i = 0;  
s = 0;  
while (i < n) {  
    s += a[i];  
    i += 1;  
}  
print s;
```


label	instr	comment
...		
addInst	dw 5000	add inst to fill in
...		
loop	load n sub i jmpl xit jmpe xit	if (i >= N) goto xit
doit	load addInst add a add i store doit load s store s dw 0 store s	plant inst into the code s = s + ... <-- replaced with 'add (a+i)' load i add one store i jmp loop

translating array sum (2)

```
read a;  
read n;  
i = 0;  
s = 0;  
while (i < n) {  
    s += a[i];  
    i += 1;  
}  
print s;
```

label	instr	comment
...		
addInst	dw 5000	add inst to fill in
...		
loop	load n sub i jmpl xit jmpe xit	if (i >= N) goto xit
doit	load addInst add a add i store doit load s store dw 0 store s	plant inst into the code $s = s + \dots$ \leftarrow replaced with 'add (a+i)'
	load i add one store i jmp loop	

writing IBCM



useful patterns (1)

```
if (X < 0) {  
    S1  
} else {  
    S2  
}  
S3
```

```
load X  
jmpl S1  
S2 something  
jmp S3  
S1 something  
S3 something
```

```
while (X >= 0) {  
    S1  
}  
S2
```

```
top load X  
jmpl S2  
S1 something  
jmp top  
S2 something
```

useful patterns (2)

*p = x

	storeOpcode dw 0x4000	(store opcode)
	...	
	load storeOpcode	accum = 0x4000
	add p	accum = 0x4<p's address>
	store doIt	
	load x	accum = x
	doIt dw 0xFFFF	becomes store *p

x += *p

	addOpcode dw 0x5000	(add opcode)
	...	
	load addOpcode	accum = 0x5000
	add p	accum = 0x5<p's address>
	store doIt	
	load x	accum = x
	doIt dw 0xFFFF	becomes add *p
	store x	x = accum

code is just data

IBM had array of ‘words’ (16-bit values)

could be data or code or both

how to know which?

what is the machine trying to do when it reads/writes it?
(e.g. jmp or load)

how typical modern computers work

code+data together machine: ‘von Neumann architecture’

separate code+data memory: ‘Harvard architecture’


IBCM can do...

IBCM can do “anything”

formally: Turing complete (if extended to infinitely large memory)

formal definition: see CS 3102

writing IBCM



IBCM tips

write assembly code first

use comments (for you and us)

write machine code last

check functionality in **simulator**

NB: simulator does not accept blank/comment lines

simulators and infinite loops

online simulator won't like infinite loops

likely reason for web page just not responding

debugging advice

check program logic

- correct conditions for jmpl/jmpe?

check machine code translation

- follow decoding steps

- verify addresses

missing from IBCM

multiply, divide

floating point

bigger addresses or values

more registers (and ability to specify registers)

pointer operations w/o writing code at runtime?

...

implementing IBCM

```
unsigned short memory[4096];
unsigned short pc, ir, accum;
bool done = false;
while (!done) {
    ir = memory[pc];
    switch (extractOpcode(ir)) {
        case 0:
            // halt
            done = true;
            break;
        case 1:
            // I/O
            ...
    }
}
```

implementing IBCM

```
unsigned short memory[4096];
unsigned short pc, ir, accum;
bool done = false;
while (!done) {
    ir = memory[pc];
    switch (extractOpcode(ir)) {
        case 0:
            // halt
            done = true;
            break;
        case 1:
            // I/O
            ...
    }
}
```

extracting parts of instructions

assuming instruction in instr:

```
unsigned int opcode = (instr >> 12) & 0x000f;  
unsigned int ioOrShiftOp = (instr >> 10) & 0x0003;  
unsigned int address = instr & 0xffff;  
unsigned int shiftCount = instr & 0x000f;
```

>> — shift right

& — bitwise (bit-by-bit) and

extracting parts of instructions

assuming instruction in instr:

```
unsigned int opcode = (instr >> 12) & 0x000f;  
unsigned int ioOrShiftOp = (instr >> 10) & 0x0003;  
unsigned int address = instr & 0xffff;  
unsigned int shiftCount = instr & 0x000f;
```

>> — shift right

& — bitwise (bit-by-bit) and

but, isn't this very cumbersome???

encoding instructions

assuming instruction in `instr`:

```
unsigned int instr = (opcode << 12) | address;  
unsigned int instr = (opcode << 12) |  
                    (ioOrShiftOp << 10) | shiftCount;
```

`<<` — shift right

`|` — bitwise (bit-by-bit) or

encoding instructions

assuming instruction in `instr`:

```
unsigned int instr = (opcode << 12) | address;  
unsigned int instr = (opcode << 12) |  
                    (ioOrShiftOp << 10) | shiftCount;
```

`<<` — shift right

`|` — bitwise (bit-by-bit) or

but, isn't this very cumbersome???

C++ support for bit-extraction (1)

```
// assumes unsigned short is 16 bits
// and most common compiler convention for ordering
union ibcm_instruction {
    unsigned short value;
    struct { unsigned op: 4, ioOp: 2,
              unused: 10; } io;
    struct { unsigned op: 4, shiftOp: 2,
              shiftCount: 5; } shifts;
    struct { unsigned op: 4,
              address: 12; } others;
};
```

C++ support for bit-extraction (2)

```
union ibcm_instruction i;  
i.value = memory[pc];  
switch (i.others.op) {  
    ...  
}
```

on bit fields

value : 4 — called ‘a bit field’

technically, order of bits can vary between compilers